MathWorks Speeds Up FPGA-in-the-Loop Verification HDL Verifier adds new FPGA hardware-in-the-loop testing capabilities MathWorks today announced new capabilities in HDL Verifier to speed up FPGA-in-the-loop (FIL) verification. The new FIL capabilities enable faster communication with the FPGA December 14, 2016 News